[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/vts/WangLPHW05>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Cheng-Wen_Wu>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Chih-Tsun_Huang>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Chun-Chieh_Wang>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jing-Jia_Liou>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Yen-Lin_Peng>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FVTS.2005.5>
foaf:homepage <https://doi.org/10.1109/VTS.2005.5>
dc:identifier DBLP conf/vts/WangLPHW05 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FVTS.2005.5 (xsd:string)
dcterms:issued 2005 (xsd:gYear)
rdfs:label A BIST Scheme for FPGA Interconnect Delay Faults. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Cheng-Wen_Wu>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Chih-Tsun_Huang>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Chun-Chieh_Wang>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jing-Jia_Liou>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Yen-Lin_Peng>
swrc:pages 201-206 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/vts/2005>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/vts/WangLPHW05/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/vts/WangLPHW05>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/vts/vts2005.html#WangLPHW05>
rdfs:seeAlso <https://doi.org/10.1109/VTS.2005.5>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/vts>
dc:title A BIST Scheme for FPGA Interconnect Delay Faults. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document