Using ATPG for clock rules checking in complex scan design.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vts/WohlW97
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vts/WohlW97
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/John_A._Waicukauski
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Peter_Wohl
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FVTEST.1997.599463
>
foaf:
homepage
<
https://doi.org/10.1109/VTEST.1997.599463
>
dc:
identifier
DBLP conf/vts/WohlW97
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FVTEST.1997.599463
(xsd:string)
dcterms:
issued
1997
(xsd:gYear)
rdfs:
label
Using ATPG for clock rules checking in complex scan design.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/John_A._Waicukauski
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Peter_Wohl
>
swrc:
pages
130-136
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vts/1997
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vts/WohlW97/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vts/WohlW97
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vts/vts1997.html#WohlW97
>
rdfs:
seeAlso
<
https://doi.org/10.1109/VTEST.1997.599463
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vts
>
dc:
subject
computer testing; ATPG; clock rules checking; complex scan designs; structured DFT; automated design-rules-checking; robust set of rules; clock-rule-violation detection; fast clock verification; large microprocessor design; timing verification; topological circuit analysis; zero delay; user controlled verification; capture ability; race conditions; port contention; cone tracing; equivalent sources
(xsd:string)
dc:
title
Using ATPG for clock rules checking in complex scan design.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document