[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/wce/SudengT08>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Arthit_Thongtak>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Sufian_Sudeng>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1007%2F978-90-481-2311-7%5F6>
foaf:homepage <https://doi.org/10.1007/978-90-481-2311-7_6>
dc:identifier DBLP conf/wce/SudengT08 (xsd:string)
dc:identifier DOI doi.org%2F10.1007%2F978-90-481-2311-7%5F6 (xsd:string)
dcterms:issued 2008 (xsd:gYear)
rdfs:label Template Based: A Novel STG Based Logic Synthesis for Asynchronous Control Circuits. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Arthit_Thongtak>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Sufian_Sudeng>
swrc:pages 59-74 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/wce/2008lnee>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/wce/SudengT08/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/wce/SudengT08>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/wce/lnee39.html#SudengT08>
rdfs:seeAlso <https://doi.org/10.1007/978-90-481-2311-7_6>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/wce>
dc:subject Signal Transition Graph (STG); logic synthesis; asynchronous control circuits; asynchronous DMA controller; template based technique (xsd:string)
dc:title Template Based: A Novel STG Based Logic Synthesis for Asynchronous Control Circuits. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document