An FPGA based HSR architecture for seamless PROFINET redundancy.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/wfcs/FlattSNJ12
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/wfcs/FlattSNJ12
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Holger_Flatt
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/J%E2%88%9A%C4%BErgen_Jasperneite
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sebastian_Schriegel
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Thimo_Neugarth
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FWFCS.2012.6242555
>
foaf:
homepage
<
https://doi.org/10.1109/WFCS.2012.6242555
>
dc:
identifier
DBLP conf/wfcs/FlattSNJ12
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FWFCS.2012.6242555
(xsd:string)
dcterms:
issued
2012
(xsd:gYear)
rdfs:
label
An FPGA based HSR architecture for seamless PROFINET redundancy.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Holger_Flatt
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/J%E2%88%9A%C4%BErgen_Jasperneite
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sebastian_Schriegel
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Thimo_Neugarth
>
swrc:
pages
137-140
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/wfcs/2012
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/wfcs/FlattSNJ12/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/wfcs/FlattSNJ12
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/wfcs/wfcs2012.html#FlattSNJ12
>
rdfs:
seeAlso
<
https://doi.org/10.1109/WFCS.2012.6242555
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/wfcs
>
dc:
title
An FPGA based HSR architecture for seamless PROFINET redundancy.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document