A low-power memory hierarchy for a fully programmable baseband processor.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/wmpi/RaabBR04
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/wmpi/RaabBR04
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hans-Martin_Bl%E2%88%9A%C4%BEthgen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ulrich_Ramacher
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Wolfgang_Raab
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F1054943.1054957
>
foaf:
homepage
<
https://doi.org/10.1145/1054943.1054957
>
dc:
identifier
DBLP conf/wmpi/RaabBR04
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F1054943.1054957
(xsd:string)
dcterms:
issued
2004
(xsd:gYear)
rdfs:
label
A low-power memory hierarchy for a fully programmable baseband processor.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hans-Martin_Bl%E2%88%9A%C4%BEthgen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ulrich_Ramacher
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Wolfgang_Raab
>
swrc:
pages
102-106
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/wmpi/2004
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/wmpi/RaabBR04/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/wmpi/RaabBR04
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/wmpi/wmpi2004.html#RaabBR04
>
rdfs:
seeAlso
<
https://doi.org/10.1145/1054943.1054957
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/wmpi
>
dc:
subject
baseband processor, low-power memory, memory hierarchy, multi-tasked processor, task interleaving
(xsd:string)
dc:
title
A low-power memory hierarchy for a fully programmable baseband processor.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document