A Design of 44.1 fJ/Conv-Step 12-Bit 80 ms/s Time Interleaved Hybrid Type SAR ADC With Redundancy Capacitor and On-Chip Time-Skew Calibration. | D2R Server publishing the DBLP Bibliography Database, hosted at L3S Research Center

Property	Value
dcterms:bibliographicCitation	<http://dblp.uni-trier.de/rec/bibtex/journals/access/VermaRSKKKSPYHY21>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Behnam_Samadpoor_Rikan>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Danial_Khan>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Deeksha_Verma>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Kang-Yoon_Lee>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Keum-Cheol_Hwang>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Khuram_Shehzad>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Sang-Sun_Yoo>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Sung_Jin_Kim>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Syed_Adil_Ali_Shah>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Venkatesh_Kommangunta>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/YoungGun_Pu>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Youngoo_Yang>
foaf:homepage	<http://dx.doi.org/doi.org%2F10.1109%2FACCESS.2021.3115601>
foaf:homepage	<https://doi.org/10.1109/ACCESS.2021.3115601>
dc:identifier	DBLP journals/access/VermaRSKKKSPYHY21 (xsd:string)
dc:identifier	DOI doi.org%2F10.1109%2FACCESS.2021.3115601 (xsd:string)
dcterms:issued	2021 (xsd:gYear)
swrc:journal	<https://dblp.l3s.de/d2r/resource/journals/access>
rdfs:label	A Design of 44.1 fJ/Conv-Step 12-Bit 80 ms/s Time Interleaved Hybrid Type SAR ADC With Redundancy Capacitor and On-Chip Time-Skew Calibration. (xsd:string)
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Behnam_Samadpoor_Rikan>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Danial_Khan>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Deeksha_Verma>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Kang-Yoon_Lee>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Keum-Cheol_Hwang>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Khuram_Shehzad>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Sang-Sun_Yoo>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Sung_Jin_Kim>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Syed_Adil_Ali_Shah>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Venkatesh_Kommangunta>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/YoungGun_Pu>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Youngoo_Yang>
swrc:pages	133143-133155 (xsd:string)
owl:sameAs	<http://bibsonomy.org/uri/bibtexkey/journals/access/VermaRSKKKSPYHY21/dblp>
owl:sameAs	<http://dblp.rkbexplorer.com/id/journals/access/VermaRSKKKSPYHY21>
rdfs:seeAlso	<http://dblp.uni-trier.de/db/journals/access/access9.html#VermaRSKKKSPYHY21>
rdfs:seeAlso	<https://doi.org/10.1109/ACCESS.2021.3115601>
dc:title	A Design of 44.1 fJ/Conv-Step 12-Bit 80 ms/s Time Interleaved Hybrid Type SAR ADC With Redundancy Capacitor and On-Chip Time-Skew Calibration. (xsd:string)
dc:type	<http://purl.org/dc/dcmitype/Text>
rdf:type	swrc:Article
rdf:type	foaf:Document
swrc:volume	9 (xsd:string)