Automatic Nested Loop Acceleration on FPGAs Using Soft CGRA Overlay.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/corr/LiuNS15
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/corr/LiuNS15
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Cheng_Liu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hayden_Kwok-Hay_So
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ho-Cheung_Ng
>
foaf:
homepage
<
http://arxiv.org/abs/1509.00042
>
dc:
identifier
DBLP journals/corr/LiuNS15
(xsd:string)
dcterms:
issued
2015
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/corr
>
rdfs:
label
Automatic Nested Loop Acceleration on FPGAs Using Soft CGRA Overlay.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Cheng_Liu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hayden_Kwok-Hay_So
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ho-Cheung_Ng
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/corr/LiuNS15/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/corr/LiuNS15
>
rdfs:
seeAlso
<
http://arxiv.org/abs/1509.00042
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/corr/corr1509.html#LiuNS15
>
dc:
title
Automatic Nested Loop Acceleration on FPGAs Using Soft CGRA Overlay.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
abs/1509.00042
(xsd:string)