Advanced Large Language Model (LLM)-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/corr/abs-2312-01022
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/corr/abs-2312-01022
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Bin_Lei
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Caiwen_Ding
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hongwu_Peng
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jeff_Zhang_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jiahui_Zhao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kiran_Thorat
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xi_Xie
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yaotian_Liu
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.48550%2FarXiv.2312.01022
>
foaf:
homepage
<
https://doi.org/10.48550/arXiv.2312.01022
>
dc:
identifier
DBLP journals/corr/abs-2312-01022
(xsd:string)
dc:
identifier
DOI doi.org%2F10.48550%2FarXiv.2312.01022
(xsd:string)
dcterms:
issued
2023
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/corr
>
rdfs:
label
Advanced Large Language Model (LLM)-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Bin_Lei
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Caiwen_Ding
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hongwu_Peng
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jeff_Zhang_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jiahui_Zhao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kiran_Thorat
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xi_Xie
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yaotian_Liu
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/corr/abs-2312-01022/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/corr/abs-2312-01022
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/corr/corr2312.html#abs-2312-01022
>
rdfs:
seeAlso
<
https://doi.org/10.48550/arXiv.2312.01022
>
dc:
title
Advanced Large Language Model (LLM)-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
abs/2312.01022
(xsd:string)