Nallatech In-Socket FPGA Front-Side Bus Accelerator.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/cse/SteffenG10
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/cse/SteffenG10
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Craig_P._Steffen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gildas_Genest
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FMCSE.2010.45
>
foaf:
homepage
<
https://doi.org/10.1109/MCSE.2010.45
>
dc:
identifier
DBLP journals/cse/SteffenG10
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FMCSE.2010.45
(xsd:string)
dcterms:
issued
2010
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/cse
>
rdfs:
label
Nallatech In-Socket FPGA Front-Side Bus Accelerator.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Craig_P._Steffen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gildas_Genest
>
swrc:
number
2
(xsd:string)
swrc:
pages
78-83
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/cse/SteffenG10/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/cse/SteffenG10
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/cse/cse12.html#SteffenG10
>
rdfs:
seeAlso
<
https://doi.org/10.1109/MCSE.2010.45
>
dc:
subject
Field-programmable gate arrays, Xeon, accelerators, reconfigurable, compiler, bandwidth, Xilinx
(xsd:string)
dc:
title
Nallatech In-Socket FPGA Front-Side Bus Accelerator.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
12
(xsd:string)