[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/journals/cssp/VB22>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Hareesh_V.>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/T._S._Bindiya>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1007%2Fs00034-021-01877-5>
foaf:homepage <https://doi.org/10.1007/s00034-021-01877-5>
dc:identifier DBLP journals/cssp/VB22 (xsd:string)
dc:identifier DOI doi.org%2F10.1007%2Fs00034-021-01877-5 (xsd:string)
dcterms:issued 2022 (xsd:gYear)
swrc:journal <https://dblp.l3s.de/d2r/resource/journals/cssp>
rdfs:label Design of Hardware Efficient Reconfigurable Merged Partial Cosine Modulated Non-uniform Filter Bank Channelizer and its Power Efficient Implementation Using a Novel Approximation Algorithm. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Hareesh_V.>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/T._S._Bindiya>
swrc:number 4 (xsd:string)
swrc:pages 2118-2135 (xsd:string)
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/journals/cssp/VB22/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/journals/cssp/VB22>
rdfs:seeAlso <http://dblp.uni-trier.de/db/journals/cssp/cssp41.html#VB22>
rdfs:seeAlso <https://doi.org/10.1007/s00034-021-01877-5>
dc:title Design of Hardware Efficient Reconfigurable Merged Partial Cosine Modulated Non-uniform Filter Bank Channelizer and its Power Efficient Implementation Using a Novel Approximation Algorithm. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:Article
rdf:type foaf:Document
swrc:volume 41 (xsd:string)