Codesign of a parallel architecture and an optimizing compiler backend: SIN rete processing as a case study.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/dafes/HagenSM96
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/dafes/HagenSM96
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Dirk_Steinberg
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Heinrich_Meyr
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Klaus_ten_Hagen
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2FBF00134686
>
foaf:
homepage
<
https://doi.org/10.1007/BF00134686
>
dc:
identifier
DBLP journals/dafes/HagenSM96
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2FBF00134686
(xsd:string)
dcterms:
issued
1996
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/dafes
>
rdfs:
label
Codesign of a parallel architecture and an optimizing compiler backend: SIN rete processing as a case study.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Dirk_Steinberg
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Heinrich_Meyr
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Klaus_ten_Hagen
>
swrc:
number
1-2
(xsd:string)
swrc:
pages
147-176
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/dafes/HagenSM96/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/dafes/HagenSM96
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/dafes/dafes1.html#HagenSM96
>
rdfs:
seeAlso
<
https://doi.org/10.1007/BF00134686
>
dc:
title
Codesign of a parallel architecture and an optimizing compiler backend: SIN rete processing as a case study.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
1
(xsd:string)