A CMOS Resizing Methodology for Analog Circuits.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/dt/LeviTLF09
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/dt/LeviTLF09
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jean_Tomas
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/No%E2%88%9A%C4%99lle_Lewis
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Pascal_Fouillat
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Timoth%E2%88%9A%C2%A9e_Levi
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FMDT.2009.1
>
foaf:
homepage
<
https://doi.org/10.1109/MDT.2009.1
>
dc:
identifier
DBLP journals/dt/LeviTLF09
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FMDT.2009.1
(xsd:string)
dcterms:
issued
2009
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/dt
>
rdfs:
label
A CMOS Resizing Methodology for Analog Circuits.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jean_Tomas
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/No%E2%88%9A%C4%99lle_Lewis
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Pascal_Fouillat
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Timoth%E2%88%9A%C2%A9e_Levi
>
swrc:
number
1
(xsd:string)
swrc:
pages
78-87
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/dt/LeviTLF09/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/dt/LeviTLF09
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/dt/dt26.html#LeviTLF09
>
rdfs:
seeAlso
<
https://doi.org/10.1109/MDT.2009.1
>
dc:
title
A CMOS Resizing Methodology for Analog Circuits.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
26
(xsd:string)