Bridging the Processor-Memory Performance Gapwith 3D IC Technology.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/dt/LiuGBT05
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/dt/LiuGBT05
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Christianto_C._Liu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ilya_Ganusov
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Martin_Burtscher
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sandip_Tiwari
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FMDT.2005.134
>
foaf:
homepage
<
https://doi.org/10.1109/MDT.2005.134
>
dc:
identifier
DBLP journals/dt/LiuGBT05
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FMDT.2005.134
(xsd:string)
dcterms:
issued
2005
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/dt
>
rdfs:
label
Bridging the Processor-Memory Performance Gapwith 3D IC Technology.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Christianto_C._Liu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ilya_Ganusov
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Martin_Burtscher
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sandip_Tiwari
>
swrc:
number
6
(xsd:string)
swrc:
pages
556-564
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/dt/LiuGBT05/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/dt/LiuGBT05
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/dt/dt22.html#LiuGBT05
>
rdfs:
seeAlso
<
https://doi.org/10.1109/MDT.2005.134
>
dc:
subject
three-dimensional integration 3-D ICs microprocessor cache design stream prefetching embedded DRAM
(xsd:string)
dc:
title
Bridging the Processor-Memory Performance Gapwith 3D IC Technology.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
22
(xsd:string)