Field-programmable gate array (FPGA) hardware design and implementation of a new area efficient elliptic curve crypto-processor.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/elektrik/KashifC21
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/elektrik/KashifC21
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ihsan_%E2%88%9A%C3%A1i%E2%88%9A%C3%9Fek
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Muhammad_Kashif
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.3906%2Felk-2008-8
>
foaf:
homepage
<
https://doi.org/10.3906/elk-2008-8
>
dc:
identifier
DBLP journals/elektrik/KashifC21
(xsd:string)
dc:
identifier
DOI doi.org%2F10.3906%2Felk-2008-8
(xsd:string)
dcterms:
issued
2021
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/elektrik
>
rdfs:
label
Field-programmable gate array (FPGA) hardware design and implementation of a new area efficient elliptic curve crypto-processor.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ihsan_%E2%88%9A%C3%A1i%E2%88%9A%C3%9Fek
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Muhammad_Kashif
>
swrc:
number
4
(xsd:string)
swrc:
pages
2127-2139
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/elektrik/KashifC21/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/elektrik/KashifC21
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/elektrik/elektrik29.html#KashifC21
>
rdfs:
seeAlso
<
https://doi.org/10.3906/elk-2008-8
>
dc:
title
Field-programmable gate array (FPGA) hardware design and implementation of a new area efficient elliptic curve crypto-processor.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
29
(xsd:string)