A Novel Processor Architecture With a Hardware Microkernel to Improve the Performance of Task-Based Systems.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/esl/DantasAG19
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/esl/DantasAG19
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Leandro_Poloni_Dantas
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Rodolfo_Jardim_de_Azevedo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Salvador_Pinillos_Gimenez
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FLES.2018.2864094
>
foaf:
homepage
<
https://doi.org/10.1109/LES.2018.2864094
>
dc:
identifier
DBLP journals/esl/DantasAG19
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FLES.2018.2864094
(xsd:string)
dcterms:
issued
2019
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/esl
>
rdfs:
label
A Novel Processor Architecture With a Hardware Microkernel to Improve the Performance of Task-Based Systems.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Leandro_Poloni_Dantas
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Rodolfo_Jardim_de_Azevedo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Salvador_Pinillos_Gimenez
>
swrc:
number
2
(xsd:string)
swrc:
pages
46-49
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/esl/DantasAG19/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/esl/DantasAG19
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/esl/esl11.html#DantasAG19
>
rdfs:
seeAlso
<
https://doi.org/10.1109/LES.2018.2864094
>
dc:
title
A Novel Processor Architecture With a Hardware Microkernel to Improve the Performance of Task-Based Systems.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
11
(xsd:string)