Hardware Acceleration of SIKE on Low-End FPGAs.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/esl/LaraNinoDM23
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/esl/LaraNinoDM23
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Arturo_Diaz-Perez
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Carlos_Andres_Lara-Nino
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Miguel_Morales-Sandoval
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FLES.2022.3175016
>
foaf:
homepage
<
https://doi.org/10.1109/LES.2022.3175016
>
dc:
identifier
DBLP journals/esl/LaraNinoDM23
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FLES.2022.3175016
(xsd:string)
dcterms:
issued
2023
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/esl
>
rdfs:
label
Hardware Acceleration of SIKE on Low-End FPGAs.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Arturo_Diaz-Perez
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Carlos_Andres_Lara-Nino
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Miguel_Morales-Sandoval
>
swrc:
month
June
(xsd:string)
swrc:
number
2
(xsd:string)
swrc:
pages
73-76
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/esl/LaraNinoDM23/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/esl/LaraNinoDM23
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/esl/esl15.html#LaraNinoDM23
>
rdfs:
seeAlso
<
https://doi.org/10.1109/LES.2022.3175016
>
dc:
title
Hardware Acceleration of SIKE on Low-End FPGAs.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
15
(xsd:string)