Design of Approximate Circuits by Fabrication of False Timing Paths: The Carry Cut-Back Adder.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/esticas/CamusCSE18
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/esticas/CamusCSE18
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Christian_C._Enz
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jeremy_Schlachter
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mattia_Cacciotti
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Vincent_Camus
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FJETCAS.2018.2851749
>
foaf:
homepage
<
https://doi.org/10.1109/JETCAS.2018.2851749
>
dc:
identifier
DBLP journals/esticas/CamusCSE18
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FJETCAS.2018.2851749
(xsd:string)
dcterms:
issued
2018
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/esticas
>
rdfs:
label
Design of Approximate Circuits by Fabrication of False Timing Paths: The Carry Cut-Back Adder.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Christian_C._Enz
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jeremy_Schlachter
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mattia_Cacciotti
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Vincent_Camus
>
swrc:
number
4
(xsd:string)
swrc:
pages
746-757
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/esticas/CamusCSE18/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/esticas/CamusCSE18
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/esticas/esticas8.html#CamusCSE18
>
rdfs:
seeAlso
<
https://doi.org/10.1109/JETCAS.2018.2851749
>
dc:
title
Design of Approximate Circuits by Fabrication of False Timing Paths: The Carry Cut-Back Adder.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
8
(xsd:string)