A Methodology for Optimized Design of Secure Differential Logic Gates for DPA Resistant Circuits.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/esticas/Tena-SanchezCA14
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/esticas/Tena-SanchezCA14
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Antonio_J._Acosta_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Erica_Tena-S%E2%88%9A%C2%B0nchez
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Javier_Castro-Ramirez
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FJETCAS.2014.2315878
>
foaf:
homepage
<
https://doi.org/10.1109/JETCAS.2014.2315878
>
dc:
identifier
DBLP journals/esticas/Tena-SanchezCA14
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FJETCAS.2014.2315878
(xsd:string)
dcterms:
issued
2014
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/esticas
>
rdfs:
label
A Methodology for Optimized Design of Secure Differential Logic Gates for DPA Resistant Circuits.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Antonio_J._Acosta_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Erica_Tena-S%E2%88%9A%C2%B0nchez
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Javier_Castro-Ramirez
>
swrc:
number
2
(xsd:string)
swrc:
pages
203-215
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/esticas/Tena-SanchezCA14/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/esticas/Tena-SanchezCA14
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/esticas/esticas4.html#Tena-SanchezCA14
>
rdfs:
seeAlso
<
https://doi.org/10.1109/JETCAS.2014.2315878
>
dc:
title
A Methodology for Optimized Design of Secure Differential Logic Gates for DPA Resistant Circuits.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
4
(xsd:string)