An Efficient Logic Equivalence Checker for Industrial Circuits.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/et/ParkPBC00
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/et/ParkPBC00
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Carl_Pixley
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hyunwoo_Cho
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jaehong_Park
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Michael_Burns
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1023%2FA%3A1008349024680
>
foaf:
homepage
<
https://doi.org/10.1023/A:1008349024680
>
dc:
identifier
DBLP journals/et/ParkPBC00
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1023%2FA%3A1008349024680
(xsd:string)
dcterms:
issued
2000
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/et
>
rdfs:
label
An Efficient Logic Equivalence Checker for Industrial Circuits.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Carl_Pixley
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hyunwoo_Cho
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jaehong_Park
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Michael_Burns
>
swrc:
number
1-2
(xsd:string)
swrc:
pages
91-106
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/et/ParkPBC00/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/et/ParkPBC00
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/et/et16.html#ParkPBC00
>
rdfs:
seeAlso
<
https://doi.org/10.1023/A:1008349024680
>
dc:
subject
functional verification; equivalence; logic checking; formal; BDD; ATPG; combinational; MET
(xsd:string)
dc:
title
An Efficient Logic Equivalence Checker for Industrial Circuits.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
16
(xsd:string)