An optimization of the addition gate count in Plonkish circuits. | D2R Server publishing the DBLP Bibliography Database, hosted at L3S Research Center

Property	Value
dcterms:bibliographicCitation	<http://dblp.uni-trier.de/rec/bibtex/journals/iacr/Thakur23a>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Steve_Thakur>
foaf:homepage	<https://eprint.iacr.org/2023/1264>
dc:identifier	DBLP journals/iacr/Thakur23a (xsd:string)
dcterms:issued	2023 (xsd:gYear)
swrc:journal	<https://dblp.l3s.de/d2r/resource/journals/iacr>
rdfs:label	An optimization of the addition gate count in Plonkish circuits. (xsd:string)
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Steve_Thakur>
swrc:pages	1264 (xsd:string)
owl:sameAs	<http://bibsonomy.org/uri/bibtexkey/journals/iacr/Thakur23a/dblp>
owl:sameAs	<http://dblp.rkbexplorer.com/id/journals/iacr/Thakur23a>
rdfs:seeAlso	<http://dblp.uni-trier.de/db/journals/iacr/iacr2023.html#Thakur23a>
rdfs:seeAlso	<https://eprint.iacr.org/2023/1264>
dc:title	An optimization of the addition gate count in Plonkish circuits. (xsd:string)
dc:type	<http://purl.org/dc/dcmitype/Text>
rdf:type	swrc:Article
rdf:type	foaf:Document
swrc:volume	2023 (xsd:string)