Systematic design method for low power, high speed LTPS TFT based CML inverter/buffer.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/ieiceee/Jeong07
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/ieiceee/Jeong07
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ju_Young_Jeong
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1587%2Felex.4.531
>
foaf:
homepage
<
https://doi.org/10.1587/elex.4.531
>
dc:
identifier
DBLP journals/ieiceee/Jeong07
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1587%2Felex.4.531
(xsd:string)
dcterms:
issued
2007
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/ieiceee
>
rdfs:
label
Systematic design method for low power, high speed LTPS TFT based CML inverter/buffer.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ju_Young_Jeong
>
swrc:
number
16
(xsd:string)
swrc:
pages
531-535
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/ieiceee/Jeong07/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/ieiceee/Jeong07
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/ieiceee/ieiceee4.html#Jeong07
>
rdfs:
seeAlso
<
https://doi.org/10.1587/elex.4.531
>
dc:
title
Systematic design method for low power, high speed LTPS TFT based CML inverter/buffer.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
4
(xsd:string)