An optimization method for NBTI-aware design of domino logic circuits in nano-scale CMOS.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/ieiceee/KaffashianLMM11
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/ieiceee/KaffashianLMM11
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hamid_Mahmoodi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Khalil_Mafinezhad
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Masaoud_Houshmand_Kaffashian
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Reza_Lotfi
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1587%2Felex.8.1406
>
foaf:
homepage
<
https://doi.org/10.1587/elex.8.1406
>
dc:
identifier
DBLP journals/ieiceee/KaffashianLMM11
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1587%2Felex.8.1406
(xsd:string)
dcterms:
issued
2011
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/ieiceee
>
rdfs:
label
An optimization method for NBTI-aware design of domino logic circuits in nano-scale CMOS.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hamid_Mahmoodi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Khalil_Mafinezhad
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Masaoud_Houshmand_Kaffashian
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Reza_Lotfi
>
swrc:
number
17
(xsd:string)
swrc:
pages
1406-1411
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/ieiceee/KaffashianLMM11/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/ieiceee/KaffashianLMM11
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/ieiceee/ieiceee8.html#KaffashianLMM11
>
rdfs:
seeAlso
<
https://doi.org/10.1587/elex.8.1406
>
dc:
title
An optimization method for NBTI-aware design of domino logic circuits in nano-scale CMOS.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
8
(xsd:string)