A Hex Itoh-Tsujii inversion algorithm for FPGA platforms.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/ieiceee/KalaiarasiVR21
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/ieiceee/KalaiarasiVR21
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Murugesan_Kalaiarasi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sivasubramanian_Rajaram
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Vepadappu_Raman_Venkatasubramani
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1587%2Felex.18.20210108
>
foaf:
homepage
<
https://doi.org/10.1587/elex.18.20210108
>
dc:
identifier
DBLP journals/ieiceee/KalaiarasiVR21
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1587%2Felex.18.20210108
(xsd:string)
dcterms:
issued
2021
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/ieiceee
>
rdfs:
label
A Hex Itoh-Tsujii inversion algorithm for FPGA platforms.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Murugesan_Kalaiarasi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sivasubramanian_Rajaram
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Vepadappu_Raman_Venkatasubramani
>
swrc:
number
9
(xsd:string)
swrc:
pages
20210108
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/ieiceee/KalaiarasiVR21/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/ieiceee/KalaiarasiVR21
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/ieiceee/ieiceee18.html#KalaiarasiVR21
>
rdfs:
seeAlso
<
https://doi.org/10.1587/elex.18.20210108
>
dc:
title
A Hex Itoh-Tsujii inversion algorithm for FPGA platforms.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
18
(xsd:string)