A congestion-aware hybrid SRAM and STT-RAM buffer design for network-on-chip router.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/ieiceee/LaiCC23
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/ieiceee/LaiCC23
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jie_Chu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jinzhi_Lai
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jueping_Cai
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1587%2Felex.19.20220078
>
foaf:
homepage
<
https://doi.org/10.1587/elex.19.20220078
>
dc:
identifier
DBLP journals/ieiceee/LaiCC23
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1587%2Felex.19.20220078
(xsd:string)
dcterms:
issued
2023
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/ieiceee
>
rdfs:
label
A congestion-aware hybrid SRAM and STT-RAM buffer design for network-on-chip router.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jie_Chu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jinzhi_Lai
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jueping_Cai
>
swrc:
number
2
(xsd:string)
swrc:
pages
20220078
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/ieiceee/LaiCC23/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/ieiceee/LaiCC23
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/ieiceee/ieiceee20.html#LaiCC23
>
rdfs:
seeAlso
<
https://doi.org/10.1587/elex.19.20220078
>
dc:
title
A congestion-aware hybrid SRAM and STT-RAM buffer design for network-on-chip router.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
20
(xsd:string)