Design of fast digit-serial adders using SFQ logic circuits.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/ieiceee/ParkYYTF09
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/ieiceee/ParkYYTF09
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Akira_Fujimaki
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Heejoung_Park
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Masamitsu_Tanaka
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nobuyuki_Yoshikawa
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yuki_Yamanashi
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1587%2Felex.6.1408
>
foaf:
homepage
<
https://doi.org/10.1587/elex.6.1408
>
dc:
identifier
DBLP journals/ieiceee/ParkYYTF09
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1587%2Felex.6.1408
(xsd:string)
dcterms:
issued
2009
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/ieiceee
>
rdfs:
label
Design of fast digit-serial adders using SFQ logic circuits.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Akira_Fujimaki
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Heejoung_Park
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Masamitsu_Tanaka
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nobuyuki_Yoshikawa
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yuki_Yamanashi
>
swrc:
number
19
(xsd:string)
swrc:
pages
1408-1413
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/ieiceee/ParkYYTF09/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/ieiceee/ParkYYTF09
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/ieiceee/ieiceee6.html#ParkYYTF09
>
rdfs:
seeAlso
<
https://doi.org/10.1587/elex.6.1408
>
dc:
title
Design of fast digit-serial adders using SFQ logic circuits.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
6
(xsd:string)