A Genuine Power-Gatable Reconfigurable Logic Chip with FeRAM Cells.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/ieicet/IidaKIAISIS11
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/ieicet/IidaKIAISIS11
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jun_Iida
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kazuki_Inoue
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Masahiro_Iida
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Masahiro_Koga
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mitsuro_Saji
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Motoki_Amagasaki
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Toshinori_Sueyoshi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yoshinobu_Ichida
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1587%2Ftransele.E94.C.548
>
foaf:
homepage
<
https://doi.org/10.1587/transele.E94.C.548
>
dc:
identifier
DBLP journals/ieicet/IidaKIAISIS11
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1587%2Ftransele.E94.C.548
(xsd:string)
dcterms:
issued
2011
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/ieicet
>
rdfs:
label
A Genuine Power-Gatable Reconfigurable Logic Chip with FeRAM Cells.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jun_Iida
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kazuki_Inoue
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Masahiro_Iida
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Masahiro_Koga
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mitsuro_Saji
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Motoki_Amagasaki
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Toshinori_Sueyoshi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yoshinobu_Ichida
>
swrc:
number
4
(xsd:string)
swrc:
pages
548-556
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/ieicet/IidaKIAISIS11/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/ieicet/IidaKIAISIS11
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/ieicet/ieicet94c.html#IidaKIAISIS11
>
rdfs:
seeAlso
<
https://doi.org/10.1587/transele.E94.C.548
>
dc:
title
A Genuine Power-Gatable Reconfigurable Logic Chip with FeRAM Cells.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
94-C
(xsd:string)