An All-Digital CMOS Duty Cycle Correction Circuit with a Duty-Cycle Correction Range of 15-to-85% for Multi-Phase Applications.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/ieicet/NamP05
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/ieicet/NamP05
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hong-June_Park
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jang-Jin_Nam
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1093%2Fietele%2Fe88-c.4.773
>
foaf:
homepage
<
https://doi.org/10.1093/ietele/e88-c.4.773
>
dc:
identifier
DBLP journals/ieicet/NamP05
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1093%2Fietele%2Fe88-c.4.773
(xsd:string)
dcterms:
issued
2005
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/ieicet
>
rdfs:
label
An All-Digital CMOS Duty Cycle Correction Circuit with a Duty-Cycle Correction Range of 15-to-85% for Multi-Phase Applications.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hong-June_Park
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jang-Jin_Nam
>
swrc:
number
4
(xsd:string)
swrc:
pages
773-777
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/ieicet/NamP05/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/ieicet/NamP05
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/ieicet/ieicet88c.html#NamP05
>
rdfs:
seeAlso
<
https://doi.org/10.1093/ietele/e88-c.4.773
>
dc:
title
An All-Digital CMOS Duty Cycle Correction Circuit with a Duty-Cycle Correction Range of 15-to-85% for Multi-Phase Applications.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
88-C
(xsd:string)