Circuit Techniques to Enhance Linearity and Intrinsic Gain to Realize a 1.2 V, 200 MHz, +10.3 dBm IIP3 and 7th-Order LPF in a 65 nm CMOS.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/ieicet/SugimotoS13
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/ieicet/SugimotoS13
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kazuma_Sakatoh
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yasuhiro_Sugimoto
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1587%2Ftransele.E96.C.867
>
foaf:
homepage
<
https://doi.org/10.1587/transele.E96.C.867
>
dc:
identifier
DBLP journals/ieicet/SugimotoS13
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1587%2Ftransele.E96.C.867
(xsd:string)
dcterms:
issued
2013
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/ieicet
>
rdfs:
label
Circuit Techniques to Enhance Linearity and Intrinsic Gain to Realize a 1.2 V, 200 MHz, +10.3 dBm IIP3 and 7th-Order LPF in a 65 nm CMOS.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kazuma_Sakatoh
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yasuhiro_Sugimoto
>
swrc:
number
6
(xsd:string)
swrc:
pages
867-874
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/ieicet/SugimotoS13/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/ieicet/SugimotoS13
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/ieicet/ieicet96c.html#SugimotoS13
>
rdfs:
seeAlso
<
https://doi.org/10.1587/transele.E96.C.867
>
dc:
title
Circuit Techniques to Enhance Linearity and Intrinsic Gain to Realize a 1.2 V, 200 MHz, +10.3 dBm IIP3 and 7th-Order LPF in a 65 nm CMOS.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
96-C
(xsd:string)