Source/Drain Optimization of Double Gate FinFET Considering GIDL for Low Standby Power Devices.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/ieicet/TanakaTH07
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/ieicet/TanakaTH07
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Katsuhiko_Tanaka
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kiyoshi_Takeuchi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Masami_Hane
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1093%2Fietele%2Fe90-c.4.842
>
foaf:
homepage
<
https://doi.org/10.1093/ietele/e90-c.4.842
>
dc:
identifier
DBLP journals/ieicet/TanakaTH07
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1093%2Fietele%2Fe90-c.4.842
(xsd:string)
dcterms:
issued
2007
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/ieicet
>
rdfs:
label
Source/Drain Optimization of Double Gate FinFET Considering GIDL for Low Standby Power Devices.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Katsuhiko_Tanaka
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kiyoshi_Takeuchi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Masami_Hane
>
swrc:
number
4
(xsd:string)
swrc:
pages
842-847
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/ieicet/TanakaTH07/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/ieicet/TanakaTH07
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/ieicet/ieicet90c.html#TanakaTH07
>
rdfs:
seeAlso
<
https://doi.org/10.1093/ietele/e90-c.4.842
>
dc:
title
Source/Drain Optimization of Double Gate FinFET Considering GIDL for Low Standby Power Devices.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
90-C
(xsd:string)