A Hardware/Software Cosynthesis System for Processor Cores with Content Addressable Memories.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/ieiceta/TogawaTWYO03
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/ieiceta/TogawaTWYO03
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Masao_Yanagisawa
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nozomu_Togawa
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Takao_Totsuka
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tatsuhiko_Wakui
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tatsuo_Ohtsuki
>
foaf:
homepage
<
http://search.ieice.org/bin/summary.php?id=e86-a_5_1082
>
dc:
identifier
DBLP journals/ieiceta/TogawaTWYO03
(xsd:string)
dcterms:
issued
2003
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/ieiceta
>
rdfs:
label
A Hardware/Software Cosynthesis System for Processor Cores with Content Addressable Memories.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Masao_Yanagisawa
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nozomu_Togawa
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Takao_Totsuka
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tatsuhiko_Wakui
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tatsuo_Ohtsuki
>
swrc:
number
5
(xsd:string)
swrc:
pages
1082-1092
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/ieiceta/TogawaTWYO03/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/ieiceta/TogawaTWYO03
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/ieiceta/ieiceta86.html#TogawaTWYO03
>
rdfs:
seeAlso
<
http://search.ieice.org/bin/summary.php?id=e86-a_5_1082
>
dc:
title
A Hardware/Software Cosynthesis System for Processor Cores with Content Addressable Memories.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
86-A
(xsd:string)