CLAHE Implementation and Evaluation on a Low-End FPGA Board by High-Level Synthesis.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/ieicetd/HondaWAA21
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/ieicetd/HondaWAA21
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hideharu_Amano
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kaijie_Wei
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Koki_Honda
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Masatoshi_Arai
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1587%2Ftransinf.2021pap0006
>
foaf:
homepage
<
https://doi.org/10.1587/transinf.2021pap0006
>
dc:
identifier
DBLP journals/ieicetd/HondaWAA21
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1587%2Ftransinf.2021pap0006
(xsd:string)
dcterms:
issued
2021
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/ieicetd
>
rdfs:
label
CLAHE Implementation and Evaluation on a Low-End FPGA Board by High-Level Synthesis.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hideharu_Amano
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kaijie_Wei
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Koki_Honda
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Masatoshi_Arai
>
swrc:
number
12
(xsd:string)
swrc:
pages
2048-2056
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/ieicetd/HondaWAA21/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/ieicetd/HondaWAA21
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/ieicetd/ieicetd104.html#HondaWAA21
>
rdfs:
seeAlso
<
https://doi.org/10.1587/transinf.2021pap0006
>
dc:
title
CLAHE Implementation and Evaluation on a Low-End FPGA Board by High-Level Synthesis.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
104-D
(xsd:string)