Design of several asynchronous-logic macrocells for a low-voltage micropower cell library.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/iet-cds/ChongGC07
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/iet-cds/ChongGC07
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Bah-Hwee_Gwee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Joseph_Sylvester_Chang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kwen-Siong_Chong
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1049%2Fiet-cds%3A20060014
>
foaf:
homepage
<
https://doi.org/10.1049/iet-cds:20060014
>
dc:
identifier
DBLP journals/iet-cds/ChongGC07
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1049%2Fiet-cds%3A20060014
(xsd:string)
dcterms:
issued
2007
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/iet-cds
>
rdfs:
label
Design of several asynchronous-logic macrocells for a low-voltage micropower cell library.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Bah-Hwee_Gwee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Joseph_Sylvester_Chang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kwen-Siong_Chong
>
swrc:
number
2
(xsd:string)
swrc:
pages
161-169
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/iet-cds/ChongGC07/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/iet-cds/ChongGC07
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/iet-cds/iet-cds1.html#ChongGC07
>
rdfs:
seeAlso
<
https://doi.org/10.1049/iet-cds:20060014
>
dc:
title
Design of several asynchronous-logic macrocells for a low-voltage micropower cell library.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
1
(xsd:string)