Multiprocessor And Memory Architecture Of The Neurocomputer Synapse-1.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/ijns/RamacherRAHBBWSMGW93
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/ijns/RamacherRAHBBWSMGW93
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Andreas_Wurz
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Elisabeth_Sicheneder
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/J%E2%88%9A%E2%88%82rg_Beichter
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/J._A._Ulrich_Hachmann
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Joachim_Gl%E2%88%9A%C2%A7%E2%88%9A%C3%BC
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Joachim_K._Anlauf
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Matthias_Wesseling
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nico_Br%E2%88%9A%C4%BEls
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Reinhard_M%E2%88%9A%C2%A7nner
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ulrich_Ramacher
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Wolfgang_Raab
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1142%2FS0129065793000274
>
foaf:
homepage
<
https://doi.org/10.1142/S0129065793000274
>
dc:
identifier
DBLP journals/ijns/RamacherRAHBBWSMGW93
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1142%2FS0129065793000274
(xsd:string)
dcterms:
issued
1993
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/ijns
>
rdfs:
label
Multiprocessor And Memory Architecture Of The Neurocomputer Synapse-1.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Andreas_Wurz
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Elisabeth_Sicheneder
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/J%E2%88%9A%E2%88%82rg_Beichter
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/J._A._Ulrich_Hachmann
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Joachim_Gl%E2%88%9A%C2%A7%E2%88%9A%C3%BC
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Joachim_K._Anlauf
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Matthias_Wesseling
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nico_Br%E2%88%9A%C4%BEls
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Reinhard_M%E2%88%9A%C2%A7nner
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ulrich_Ramacher
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Wolfgang_Raab
>
swrc:
number
4
(xsd:string)
swrc:
pages
333-336
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/ijns/RamacherRAHBBWSMGW93/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/ijns/RamacherRAHBBWSMGW93
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/ijns/ijns4.html#RamacherRAHBBWSMGW93
>
rdfs:
seeAlso
<
https://doi.org/10.1142/S0129065793000274
>
dc:
title
Multiprocessor And Memory Architecture Of The Neurocomputer Synapse-1.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
4
(xsd:string)