Waveform analysis and delay prediction for a CMOS gate driving RLC interconnect load.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/integration/KaushikSA07
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/integration/KaushikSA07
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Brajesh_Kumar_Kaushik
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Rajendra_Prasad_Agarwal
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sankar_Sarkar
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1016%2Fj.vlsi.2006.06.001
>
foaf:
homepage
<
https://doi.org/10.1016/j.vlsi.2006.06.001
>
dc:
identifier
DBLP journals/integration/KaushikSA07
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1016%2Fj.vlsi.2006.06.001
(xsd:string)
dcterms:
issued
2007
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/integration
>
rdfs:
label
Waveform analysis and delay prediction for a CMOS gate driving RLC interconnect load.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Brajesh_Kumar_Kaushik
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Rajendra_Prasad_Agarwal
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sankar_Sarkar
>
swrc:
number
4
(xsd:string)
swrc:
pages
394-405
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/integration/KaushikSA07/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/integration/KaushikSA07
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/integration/integration40.html#KaushikSA07
>
rdfs:
seeAlso
<
https://doi.org/10.1016/j.vlsi.2006.06.001
>
dc:
title
Waveform analysis and delay prediction for a CMOS gate driving RLC interconnect load.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
40
(xsd:string)