Nichtstandardfehlermodelle f√ľr digitale Logikschaltkreise: Simulation, pr√ľfgerechter Entwurf, industrielle Anwendungen (On Non-standard Fault Models for Logic Digital Circuits: Simulation, Design for Testability, Industrial Applications).
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/it/Polian05
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/it/Polian05
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ilia_Polian
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1524%2Fitit.47.3.172.65613
>
foaf:
homepage
<
https://doi.org/10.1524/itit.47.3.172.65613
>
dc:
identifier
DBLP journals/it/Polian05
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1524%2Fitit.47.3.172.65613
(xsd:string)
dcterms:
issued
2005
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/it
>
rdfs:
label
Nichtstandardfehlermodelle f√ľr digitale Logikschaltkreise: Simulation, pr√ľfgerechter Entwurf, industrielle Anwendungen (On Non-standard Fault Models for Logic Digital Circuits: Simulation, Design for Testability, Industrial Applications).
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ilia_Polian
>
swrc:
number
3
(xsd:string)
swrc:
pages
172-174
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/it/Polian05/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/it/Polian05
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/it/it47.html#Polian05
>
rdfs:
seeAlso
<
https://doi.org/10.1524/itit.47.3.172.65613
>
dc:
title
Nichtstandardfehlermodelle f√ľr digitale Logikschaltkreise: Simulation, pr√ľfgerechter Entwurf, industrielle Anwendungen (On Non-standard Fault Models for Logic Digital Circuits: Simulation, Design for Testability, Industrial Applications).
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
47
(xsd:string)