Novel Memory Efficient Hardware Architecture for 5/3 Lifting-Based 2D Inverse DWT.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/jcsc/SavicR19
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/jcsc/SavicR19
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Goran_Savic
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Vladimir_M._Rajovic
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1142%2FS0218126619501184
>
foaf:
homepage
<
https://doi.org/10.1142/S0218126619501184
>
dc:
identifier
DBLP journals/jcsc/SavicR19
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1142%2FS0218126619501184
(xsd:string)
dcterms:
issued
2019
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/jcsc
>
rdfs:
label
Novel Memory Efficient Hardware Architecture for 5/3 Lifting-Based 2D Inverse DWT.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Goran_Savic
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Vladimir_M._Rajovic
>
swrc:
number
7
(xsd:string)
swrc:
pages
1950118:1-1950118:33
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/jcsc/SavicR19/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/jcsc/SavicR19
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/jcsc/jcsc28.html#SavicR19
>
rdfs:
seeAlso
<
https://doi.org/10.1142/S0218126619501184
>
dc:
title
Novel Memory Efficient Hardware Architecture for 5/3 Lifting-Based 2D Inverse DWT.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
28
(xsd:string)