A Case for Hybrid Instruction Encoding for Reducing Code Size in Embedded System-on-Chips based on RISC Processor Cores.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/jcsci/BakthavatsalamM14
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/jcsci/BakthavatsalamM14
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Govindarajalu_Bakthavatsalam
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/K._M._Mehata
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.3844%2Fjcssp.2014.411.422
>
foaf:
homepage
<
https://doi.org/10.3844/jcssp.2014.411.422
>
dc:
identifier
DBLP journals/jcsci/BakthavatsalamM14
(xsd:string)
dc:
identifier
DOI doi.org%2F10.3844%2Fjcssp.2014.411.422
(xsd:string)
dcterms:
issued
2014
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/jcsci
>
rdfs:
label
A Case for Hybrid Instruction Encoding for Reducing Code Size in Embedded System-on-Chips based on RISC Processor Cores.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Govindarajalu_Bakthavatsalam
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/K._M._Mehata
>
swrc:
number
3
(xsd:string)
swrc:
pages
411-422
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/jcsci/BakthavatsalamM14/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/jcsci/BakthavatsalamM14
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/jcsci/jcsci10.html#BakthavatsalamM14
>
rdfs:
seeAlso
<
https://doi.org/10.3844/jcssp.2014.411.422
>
dc:
title
A Case for Hybrid Instruction Encoding for Reducing Code Size in Embedded System-on-Chips based on RISC Processor Cores.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
10
(xsd:string)