Instruction-Level Power Side-Channel Leakage Evaluation of Soft-Core CPUs on Shared FPGAs.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/jhss/GlamocaninSYAPS23
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/jhss/GlamocaninSYAPS23
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jinwei_Yao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mathias_Payer
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mirjana_Stojilovic
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nour_Ardo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ognjen_Glamocanin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shashwat_Shrivastava
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2Fs41635-023-00135-1
>
foaf:
homepage
<
https://doi.org/10.1007/s41635-023-00135-1
>
dc:
identifier
DBLP journals/jhss/GlamocaninSYAPS23
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2Fs41635-023-00135-1
(xsd:string)
dcterms:
issued
2023
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/jhss
>
rdfs:
label
Instruction-Level Power Side-Channel Leakage Evaluation of Soft-Core CPUs on Shared FPGAs.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jinwei_Yao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mathias_Payer
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mirjana_Stojilovic
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nour_Ardo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ognjen_Glamocanin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shashwat_Shrivastava
>
swrc:
month
September
(xsd:string)
swrc:
number
2
(xsd:string)
swrc:
pages
72-99
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/jhss/GlamocaninSYAPS23/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/jhss/GlamocaninSYAPS23
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/jhss/jhss7.html#GlamocaninSYAPS23
>
rdfs:
seeAlso
<
https://doi.org/10.1007/s41635-023-00135-1
>
dc:
title
Instruction-Level Power Side-Channel Leakage Evaluation of Soft-Core CPUs on Shared FPGAs.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
7
(xsd:string)