Integrated mainline and ramp signal control for expressway on-ramp bottleneck with unequal lane-setting.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/jits/ChenLMS22
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/jits/ChenLMS22
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jian_Sun_0010
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tienan_Li
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xiaoyun_Chen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zian_Ma
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1080%2F15472450.2020.1797502
>
foaf:
homepage
<
https://doi.org/10.1080/15472450.2020.1797502
>
dc:
identifier
DBLP journals/jits/ChenLMS22
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1080%2F15472450.2020.1797502
(xsd:string)
dcterms:
issued
2022
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/jits
>
rdfs:
label
Integrated mainline and ramp signal control for expressway on-ramp bottleneck with unequal lane-setting.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jian_Sun_0010
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tienan_Li
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xiaoyun_Chen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zian_Ma
>
swrc:
number
1
(xsd:string)
swrc:
pages
100-115
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/jits/ChenLMS22/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/jits/ChenLMS22
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/jits/jits26.html#ChenLMS22
>
rdfs:
seeAlso
<
https://doi.org/10.1080/15472450.2020.1797502
>
dc:
title
Integrated mainline and ramp signal control for expressway on-ramp bottleneck with unequal lane-setting.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
26
(xsd:string)