Tuning synthesis flags to optimize implementation goals: Performance and robustness of the LEON3 processor as a case study.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/jpdc/TuzovAR18
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/jpdc/TuzovAR18
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/David_de_Andr%E2%88%9A%C2%A9s
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ilya_Tuzov
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Juan_Carlos_Ruiz
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1016%2Fj.jpdc.2017.10.002
>
foaf:
homepage
<
https://doi.org/10.1016/j.jpdc.2017.10.002
>
dc:
identifier
DBLP journals/jpdc/TuzovAR18
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1016%2Fj.jpdc.2017.10.002
(xsd:string)
dcterms:
issued
2018
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/jpdc
>
rdfs:
label
Tuning synthesis flags to optimize implementation goals: Performance and robustness of the LEON3 processor as a case study.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/David_de_Andr%E2%88%9A%C2%A9s
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ilya_Tuzov
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Juan_Carlos_Ruiz
>
swrc:
pages
84-96
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/jpdc/TuzovAR18/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/jpdc/TuzovAR18
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/jpdc/jpdc112.html#TuzovAR18
>
rdfs:
seeAlso
<
https://doi.org/10.1016/j.jpdc.2017.10.002
>
dc:
title
Tuning synthesis flags to optimize implementation goals: Performance and robustness of the LEON3 processor as a case study.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
112
(xsd:string)