FPGA implementation of compact and low-power multiplierless architectures for DWT and IDWT.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/jrtip/JanaCTB24
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/jrtip/JanaCTB24
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jaydeb_Bhaumik
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jhilam_Jana
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ritesh_Sur_Chowdhury
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sayan_Tripathi
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2Fs11554-023-01396-3
>
foaf:
homepage
<
https://doi.org/10.1007/s11554-023-01396-3
>
dc:
identifier
DBLP journals/jrtip/JanaCTB24
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2Fs11554-023-01396-3
(xsd:string)
dcterms:
issued
2024
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/jrtip
>
rdfs:
label
FPGA implementation of compact and low-power multiplierless architectures for DWT and IDWT.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jaydeb_Bhaumik
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jhilam_Jana
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ritesh_Sur_Chowdhury
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sayan_Tripathi
>
swrc:
month
February
(xsd:string)
swrc:
number
1
(xsd:string)
swrc:
pages
19
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/jrtip/JanaCTB24/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/jrtip/JanaCTB24
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/jrtip/jrtip21.html#JanaCTB24
>
rdfs:
seeAlso
<
https://doi.org/10.1007/s11554-023-01396-3
>
dc:
title
FPGA implementation of compact and low-power multiplierless architectures for DWT and IDWT.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
21
(xsd:string)