Scalable 0.35 V to 1.2 V SRAM Bitcell Design From 65 nm CMOS to 28 nm FDSOI.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/jssc/AbouzeidBAFCCGWR14
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/jssc/AbouzeidBAFCCGWR14
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Anis_Feki
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Audrey_Bienfait
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fabien_Giner
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fady_Abouzeid
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kaya_Can_Akyel
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Lorenzo_Ciampolini
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Philippe_Roche
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Robin_Wilson
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sylvain_Clerc
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FJSSC.2014.2316219
>
foaf:
homepage
<
https://doi.org/10.1109/JSSC.2014.2316219
>
dc:
identifier
DBLP journals/jssc/AbouzeidBAFCCGWR14
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FJSSC.2014.2316219
(xsd:string)
dcterms:
issued
2014
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/jssc
>
rdfs:
label
Scalable 0.35 V to 1.2 V SRAM Bitcell Design From 65 nm CMOS to 28 nm FDSOI.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Anis_Feki
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Audrey_Bienfait
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fabien_Giner
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fady_Abouzeid
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kaya_Can_Akyel
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Lorenzo_Ciampolini
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Philippe_Roche
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Robin_Wilson
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sylvain_Clerc
>
swrc:
number
7
(xsd:string)
swrc:
pages
1499-1505
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/jssc/AbouzeidBAFCCGWR14/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/jssc/AbouzeidBAFCCGWR14
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/jssc/jssc49.html#AbouzeidBAFCCGWR14
>
rdfs:
seeAlso
<
https://doi.org/10.1109/JSSC.2014.2316219
>
dc:
title
Scalable 0.35 V to 1.2 V SRAM Bitcell Design From 65 nm CMOS to 28 nm FDSOI.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
49
(xsd:string)