A 0.6 V Dual-Rail Compiler SRAM Design on 45 nm CMOS Technology With Adaptive SRAM Power for Lower VDD_min VLSIs.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/jssc/ChenCCPWLLY09
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/jssc/ChenCCPWLLY09
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gary_Chan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hiroyuki_Yamauchi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hsien-Yu_Pan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hung-Jen_Liao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jui-Jen_Wu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Robin_Lee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shao-Yu_Chou
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yen-Huei_Chen
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FJSSC.2009.2014208
>
foaf:
homepage
<
https://doi.org/10.1109/JSSC.2009.2014208
>
dc:
identifier
DBLP journals/jssc/ChenCCPWLLY09
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FJSSC.2009.2014208
(xsd:string)
dcterms:
issued
2009
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/jssc
>
rdfs:
label
A 0.6 V Dual-Rail Compiler SRAM Design on 45 nm CMOS Technology With Adaptive SRAM Power for Lower VDD_min VLSIs.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gary_Chan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hiroyuki_Yamauchi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hsien-Yu_Pan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hung-Jen_Liao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jui-Jen_Wu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Robin_Lee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shao-Yu_Chou
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yen-Huei_Chen
>
swrc:
number
4
(xsd:string)
swrc:
pages
1209-1215
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/jssc/ChenCCPWLLY09/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/jssc/ChenCCPWLLY09
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/jssc/jssc44.html#ChenCCPWLLY09
>
rdfs:
seeAlso
<
https://doi.org/10.1109/JSSC.2009.2014208
>
dc:
title
A 0.6 V Dual-Rail Compiler SRAM Design on 45 nm CMOS Technology With Adaptive SRAM Power for Lower VDD_min VLSIs.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
44
(xsd:string)