A 72-Channel Resistive-and-Capacitive Sensor-Interface Chip With Noise-Orthogonalizing and Pad-Sharing Techniques.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/jssc/FengLCXZSYXDZ24
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/jssc/FengLCXZSYXDZ24
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Bo_Zhao_0003
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Changgui_Yang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Qijing_Xiao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sijun_Du
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tianyi_Cai
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xiangdong_Feng
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yangfan_Xuan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yili_Shen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yunshan_Zhang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yuxuan_Luo
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FJSSC.2023.3344587
>
foaf:
homepage
<
https://doi.org/10.1109/JSSC.2023.3344587
>
dc:
identifier
DBLP journals/jssc/FengLCXZSYXDZ24
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FJSSC.2023.3344587
(xsd:string)
dcterms:
issued
2024
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/jssc
>
rdfs:
label
A 72-Channel Resistive-and-Capacitive Sensor-Interface Chip With Noise-Orthogonalizing and Pad-Sharing Techniques.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Bo_Zhao_0003
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Changgui_Yang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Qijing_Xiao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sijun_Du
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tianyi_Cai
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xiangdong_Feng
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yangfan_Xuan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yili_Shen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yunshan_Zhang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yuxuan_Luo
>
swrc:
month
March
(xsd:string)
swrc:
number
3
(xsd:string)
swrc:
pages
702-715
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/jssc/FengLCXZSYXDZ24/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/jssc/FengLCXZSYXDZ24
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/jssc/jssc59.html#FengLCXZSYXDZ24
>
rdfs:
seeAlso
<
https://doi.org/10.1109/JSSC.2023.3344587
>
dc:
title
A 72-Channel Resistive-and-Capacitive Sensor-Interface Chip With Noise-Orthogonalizing and Pad-Sharing Techniques.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
59
(xsd:string)