CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/jssc/FoleyF01
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/jssc/FoleyF01
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/David_J._Foley
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Michael_P._Flynn
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2F4.910480
>
foaf:
homepage
<
https://doi.org/10.1109/4.910480
>
dc:
identifier
DBLP journals/jssc/FoleyF01
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2F4.910480
(xsd:string)
dcterms:
issued
2001
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/jssc
>
rdfs:
label
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/David_J._Foley
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Michael_P._Flynn
>
swrc:
number
3
(xsd:string)
swrc:
pages
417-423
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/jssc/FoleyF01/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/jssc/FoleyF01
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/jssc/jssc36.html#FoleyF01
>
rdfs:
seeAlso
<
https://doi.org/10.1109/4.910480
>
dc:
title
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
36
(xsd:string)