A 1 Gb 2 GHz 128 GB/s Bandwidth Embedded DRAM in 22 nm Tri-Gate CMOS Technology.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/jssc/HamzaogluABGLLMOPTWZ15
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/jssc/HamzaogluABGLLMOPTWZ15
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fatih_Hamzaoglu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Joodong_Park
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kevin_Zhang_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Manoj_B._Lal
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mesut_Meterelliyoz
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nabhendra_Bisnik
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nick_Lindert
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Randy_B._Osborne
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shigeki_Tomishima
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Swaroop_Ghosh
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Umut_Arslan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yih_Wang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FJSSC.2014.2353793
>
foaf:
homepage
<
https://doi.org/10.1109/JSSC.2014.2353793
>
dc:
identifier
DBLP journals/jssc/HamzaogluABGLLMOPTWZ15
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FJSSC.2014.2353793
(xsd:string)
dcterms:
issued
2015
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/jssc
>
rdfs:
label
A 1 Gb 2 GHz 128 GB/s Bandwidth Embedded DRAM in 22 nm Tri-Gate CMOS Technology.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fatih_Hamzaoglu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Joodong_Park
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kevin_Zhang_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Manoj_B._Lal
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mesut_Meterelliyoz
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nabhendra_Bisnik
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nick_Lindert
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Randy_B._Osborne
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shigeki_Tomishima
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Swaroop_Ghosh
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Umut_Arslan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yih_Wang
>
swrc:
number
1
(xsd:string)
swrc:
pages
150-157
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/jssc/HamzaogluABGLLMOPTWZ15/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/jssc/HamzaogluABGLLMOPTWZ15
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/jssc/jssc50.html#HamzaogluABGLLMOPTWZ15
>
rdfs:
seeAlso
<
https://doi.org/10.1109/JSSC.2014.2353793
>
dc:
title
A 1 Gb 2 GHz 128 GB/s Bandwidth Embedded DRAM in 22 nm Tri-Gate CMOS Technology.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
50
(xsd:string)