Implementation of a fourth-generation 1.8-GHz dual-core SPARC V9 microprocessor.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/jssc/HartLCCCDGGHHMW06
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/jssc/HartLCCCDGGHHMW06
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Anand_Dixit
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chipai_Chou
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Dale_Greenley
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Dennis_Chen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gregory_Gruber
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jason_M._Hart
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jesse_Hsu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/John_Wu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kenneth_Ho
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kyung_T._Lee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Lik_Cheng
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Naveen_G._Malur
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FJSSC.2005.859895
>
foaf:
homepage
<
https://doi.org/10.1109/JSSC.2005.859895
>
dc:
identifier
DBLP journals/jssc/HartLCCCDGGHHMW06
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FJSSC.2005.859895
(xsd:string)
dcterms:
issued
2006
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/jssc
>
rdfs:
label
Implementation of a fourth-generation 1.8-GHz dual-core SPARC V9 microprocessor.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Anand_Dixit
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chipai_Chou
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Dale_Greenley
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Dennis_Chen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gregory_Gruber
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jason_M._Hart
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jesse_Hsu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/John_Wu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kenneth_Ho
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kyung_T._Lee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Lik_Cheng
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Naveen_G._Malur
>
swrc:
number
1
(xsd:string)
swrc:
pages
210-217
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/jssc/HartLCCCDGGHHMW06/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/jssc/HartLCCCDGGHHMW06
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/jssc/jssc41.html#HartLCCCDGGHHMW06
>
rdfs:
seeAlso
<
https://doi.org/10.1109/JSSC.2005.859895
>
dc:
title
Implementation of a fourth-generation 1.8-GHz dual-core SPARC V9 microprocessor.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
41
(xsd:string)