A 7F2 cell and bitline architecture featuring tilted array devices and penalty-free vertical BL twists for 4-Gb DRAMs.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/jssc/HoenigschmidFDK00
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/jssc/HoenigschmidFDK00
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alexander_Frey
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Armin_M._Reith
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Brian_Ji
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Carl_Radens
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Daniel_W._Storaska
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/David_R._Hanson
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Dmitry_G._Netis
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gabriel_Daniel
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gerd_Frankowsky
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gerhard_Mueller
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hartmud_Terletzki
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Heinz_Hoenigschmid
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Johann_Alsmeier
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/John_K._DeBrosse
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kevin_P._Guay
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Louis_Lu-Chen_Hsu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Matthew_R._Wordeman
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Oliver_Weinfurtner
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Steve_Panaroni
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Toshiaki_Kirihata
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Werner_Weber
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2F4.841498
>
foaf:
homepage
<
https://doi.org/10.1109/4.841498
>
dc:
identifier
DBLP journals/jssc/HoenigschmidFDK00
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2F4.841498
(xsd:string)
dcterms:
issued
2000
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/jssc
>
rdfs:
label
A 7F2 cell and bitline architecture featuring tilted array devices and penalty-free vertical BL twists for 4-Gb DRAMs.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alexander_Frey
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Armin_M._Reith
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Brian_Ji
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Carl_Radens
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Daniel_W._Storaska
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/David_R._Hanson
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Dmitry_G._Netis
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gabriel_Daniel
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gerd_Frankowsky
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gerhard_Mueller
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hartmud_Terletzki
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Heinz_Hoenigschmid
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Johann_Alsmeier
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/John_K._DeBrosse
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kevin_P._Guay
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Louis_Lu-Chen_Hsu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Matthew_R._Wordeman
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Oliver_Weinfurtner
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Steve_Panaroni
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Toshiaki_Kirihata
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Werner_Weber
>
swrc:
number
5
(xsd:string)
swrc:
pages
713-718
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/jssc/HoenigschmidFDK00/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/jssc/HoenigschmidFDK00
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/jssc/jssc35.html#HoenigschmidFDK00
>
rdfs:
seeAlso
<
https://doi.org/10.1109/4.841498
>
dc:
title
A 7F2 cell and bitline architecture featuring tilted array devices and penalty-free vertical BL twists for 4-Gb DRAMs.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
35
(xsd:string)