A 4.6 GHz 162 Mb SRAM Design in 22 nm Tri-Gate CMOS Technology With Integrated Read and Write Assist Circuitry.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/jssc/KarlWNGHMKBZMB13
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/jssc/KarlWNGHMKBZMB13
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Eric_Karl
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fatih_Hamzaoglu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/John_Keane_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kaizad_Mistry
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kevin_Zhang_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mark_Bohr
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mesut_Meterelliyoz
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Uddalak_Bhattacharya
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yih_Wang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yong-Gee_Ng
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zheng_Guo
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FJSSC.2012.2213513
>
foaf:
homepage
<
https://doi.org/10.1109/JSSC.2012.2213513
>
dc:
identifier
DBLP journals/jssc/KarlWNGHMKBZMB13
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FJSSC.2012.2213513
(xsd:string)
dcterms:
issued
2013
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/jssc
>
rdfs:
label
A 4.6 GHz 162 Mb SRAM Design in 22 nm Tri-Gate CMOS Technology With Integrated Read and Write Assist Circuitry.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Eric_Karl
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fatih_Hamzaoglu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/John_Keane_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kaizad_Mistry
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kevin_Zhang_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mark_Bohr
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mesut_Meterelliyoz
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Uddalak_Bhattacharya
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yih_Wang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yong-Gee_Ng
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zheng_Guo
>
swrc:
number
1
(xsd:string)
swrc:
pages
150-158
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/jssc/KarlWNGHMKBZMB13/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/jssc/KarlWNGHMKBZMB13
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/jssc/jssc48.html#KarlWNGHMKBZMB13
>
rdfs:
seeAlso
<
https://doi.org/10.1109/JSSC.2012.2213513
>
dc:
title
A 4.6 GHz 162 Mb SRAM Design in 22 nm Tri-Gate CMOS Technology With Integrated Read and Write Assist Circuitry.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
48
(xsd:string)