Notice of Violation of IEEE Publication Principles: A 0.16-2.55-GHz CMOS active clock deskewing PLL using analog phase interpolation.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/jssc/Maxim05
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/jssc/Maxim05
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FJSSC.2004.838004
>
foaf:
homepage
<
https://doi.org/10.1109/JSSC.2004.838004
>
dc:
identifier
DBLP journals/jssc/Maxim05
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FJSSC.2004.838004
(xsd:string)
dcterms:
issued
2005
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/jssc
>
rdfs:
label
Notice of Violation of IEEE Publication Principles: A 0.16-2.55-GHz CMOS active clock deskewing PLL using analog phase interpolation.
(xsd:string)
swrc:
number
1
(xsd:string)
swrc:
pages
110-131
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/jssc/Maxim05/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/jssc/Maxim05
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/jssc/jssc40.html#Maxim05
>
rdfs:
seeAlso
<
https://doi.org/10.1109/JSSC.2004.838004
>
dc:
title
Notice of Violation of IEEE Publication Principles: A 0.16-2.55-GHz CMOS active clock deskewing PLL using analog phase interpolation.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
40
(xsd:string)